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Abstract
This tutorial paper surveys the potential implications of subwave-
length optical lithography for new tools and ﬂows in the interface
between layout design and manufacturability. We review control
of optical process effects by optical proximity correction (OPC)
and phase-shifting masks (PSM), then focus on the implications
of OPC and PSM for layout synthesis and veriﬁcation methodolo-
gies. Our discussion addresses the necessary changes in the design-
to-manufacturing ﬂow, including infrastructure development in the
mask and process communities, evolution of design methodology,
and opportunities for research and development in the physical lay-
out and veriﬁcation areas of EDA.
1 Introduction
With the advance of CMOS technology according to the Interna-
tional Technology Roadmap for Semiconductors [30], manufac-
turing cost increasingly drives design [19]. It is critical for pro-
cess engineers to achieve predictability and uniformity of manu-
factured device and interconnect attributes, e.g., dopant concentra-
tions, channel lengths, interconnect dimensions, contact shapes and
parasitics, and interlayer dielectricthicknesses. To achieve a design
solution at a reasonable point on the price-performance curve, a
total variability budget for the design must be distributed among
such attributes. In very deep submicron technologies, attaining
large process windows and uniform manufacturing while bounding
variability is difﬁcult [6] [27] [19] [3]. Hence, the manufacturing
process has an increasingly constraining effect on physical layout
design and veriﬁcation. Many physical design and physical veriﬁ-
cation methods have been proposed to address such manufacturing
issues as registration errors, photolithographic random effects, ran-
dom spot defects, plasma and charging effects (“antenna effect”),
etc.; see such works as [18] [3] for reviews.
The heightened interdependencies between design and man-
ufacturing are due in part to a fundamental crossover point in
the evolution of VLSI technology. This crossover point occurs
when minimum feature dimensions and spacings decrease below
the wavelength of the light source. Pattern ﬁdelity deteriorates
markedly in this subwavelength lithography regime, leading to the
use of compensation mechanisms [11] that either perturb the shape
(via optical proximity correction (OPC)) or the phase (via phase-
shifting masks (PSM)) of transmitting apertures in the reticle. As
can be seen inFigure 1, at least the next several process generations
are likely to rely on subwavelength lithography.1
1A second crossover point in process evolution occurs when interconnect delays
dominate device switching delays in deep-submicron CMOS technology [30]. Inter-
Figure 1: Shift to subwavelength optical lithography since the
0.35-micron process generation.
Available compensation mechanisms for subwavelength optical
lithography have an unfortunate effect: the layout geometries being
optimized in a polygon layout tool (e.g., place-and-route or custom
layout) are no longer consistent with the actual mask geometries,
and these in turn are no longer consistent with actual geometries on
fabricated silicon. Line end shortening, corner rounding, and local
context-dependent linewidth variations are all fundamentally con-
sequences of subwavelength lithography. With the disappearance
of the “WYSIWYG” regime (Figure 2), new challenges for veriﬁ-
cation, and new constraints on layout design, must be recognized
and addressed.
In this paper, we assess the prospects for new tools and ﬂows in
the interface between layout design and manufacturability, focus-
ing on layout design and veriﬁcation for OPC and PSM. We will
highlight necessary changes in the design-to-manufacturing ﬂow,
including infrastructure development in the mask and process com-
munities, and opportunities for research and development in phys-
ical layout and veriﬁcation.
2 Optical Proximity Correction
Optical proximity correction perturbs the shapes of transmitting
apertures in the mask to address optical lithography distortions.
The technique dates back to the early 1970s; see [13, 28, 2, 20] for
reviews. The goal of OPC is to produce smaller features in an IC
using a given equipment set, by enhancing lithographic resolution.
connect process optimization must achieve more delicate balances, e.g., affording si-
multaneous distribution of signal, clock and power with adequate performance and re-
liability while minimizing die area. Also, more interconnect layers are required at each
successivenode in the technology roadmap [30, 8, 33], leading to a strong requirement
for, e.g., planarized interconnect processes that rely on chemical-mechanical polish-
ing (CMP). Manufacturing steps involving CMP have varying effects on device and
interconnect features, depending on local characteristics of the layout. This link be-
tween layout and manufacturability has grown in importance with the move to very
deep-submicron (especially shallow-trench isolation and inlaid-metal) processes [9]
[31] [32] [1].
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(c) 1999 ACM 1-58113-109-7/99/06..$5.00Figure 2: The disappearance of the “WYSIWYG” regime: poly-
gon layouts no longer reﬂect actual mask geometries, which in
turn no longer reﬂect actual fabricated silicon geometries.
OPC is based on systematic corrections that compensate for the
nonlinear feature distortions arising from optical diffraction and re-
sist process effects; typically, these corrections are made according
to a predetermined rule set (“rule-based OPC”) or else according
to the results of lithography simulations that are iterated within the
correction algorithm (“model-based OPC”). The OPC corrections
themselves can be of several forms, including (i) serifs and ham-
merheads to eliminate corner rounding and line-end shortening; (ii)
notches to control linewidth in the face of iso-dense effects; and
(iii) subresolution assist features (“outriggers”, or “scattering bars”
[2]) for narrow gate geometries.2 Figure 3 conveys the ﬂavor of a
layout after OPC has been applied. We observe that determining
the optimal type, location, size and (a)symmetry of the corrections
is highly complex and context-dependent. Furthermore, after OPC
the “number of features” is no longer correlated to the “number of
connected shapes”, and the complexity of the geometry description
is greatly increased.
Figure 3: Example of aggressive OPC, showing serif, hammer-
head and “outrigger” (subresolution gate assist) features.
OPC is very much a fact of life in deep-submicron (subwave-
length) lithography, both today and into the future. OPC is also
somewhat more mature than phase-assignment in terms of avail-
able software solutions. At the same time, OPC is properly viewed
more as a “corrector” than an “enabler”. In particular, the ability
of OPC to extend the life of optical lithography equipment is lim-
ited: (i) the technique only compensates for distortions of features
that can be printed (and if a feature does not print, as typically re-
sults when one attempts to manufacture gates below 180nm using
2A serif is a small L-shaped geometry added to (subtracted from) a convex (con-
cave) corner to compensate for rounding; a hammerhead is a U or inverted-U geome-
try that compensates for line-end shortening; a notch is a local thinning of a feature to
compensate for linewidth variation; and an outrigger is a disconnected, non-printing
geometry that uses diffraction effects to enhance linewidth control.
248nm equipment, it cannot be corrected), and (ii) an additional
challenge to use of OPC below 180nm lies in actually making the
mask (e.g., withcurrent mask manufacturing equipment, tolerances
are not sufﬁcient to reliably create sub-180nm OPC masks). There-
fore, OPC-related developments (in contrast to PSM-related devel-
opments) are aimed at disconnects within an existing and compara-
tively well-understood infrastructure. The remainder of this section
highlights three of the most prominent disconnects: (i) application
of OPC in hierarchical and reuse-centric methodologies, (ii) appli-
cation of OPC without regard to functional requirements implicit
in a feature, and (iii) application of OPC without regard to veriﬁa-
bility, e.g., at the mask writing step.
2.1 OPC for Hierarchical and Reuse-Centric Methodologies
In hierarchical (e.g., cell-based) design methodologies, the layout
context for any given instance is not known ap r i o r i . If OPC intro-
duces corrections (e.g., subresolution assist features) that are out-
side the original cell layout, instances may not be freely compos-
able and the key assumption of the hierarchical methodology be-
comes invalid. Furthermore, if the OPC applied to a given feature
depends on characteristics of features in a local neighborhood that
possibly extends outside the cell boundary, the notion of a single
“master” that can be instantiated in arbibrary contexts again be-
comes invalid. Within a reuse-centric methodology, the key con-
cern is that the layout design must be amenable to OPC insertion in
a variety of target processes.
2.2 Integration of Functional Knowledge
A standard measure of the cost of optical proximity correction is
data volume, i.e., the number of edges in the corrected layout (ver-
sus the number of edges in the original layout). Data volume im-
pacts the transmission and manipulation of correct layout data, as
well as the time to write a mask and the ease of verifying the mask.
We note that the true purpose of OPC insertion is not to make the
manufactured structure “look like” the on-screen geometry in the
layout editor. Rather, the purpose of OPC is to preserve a func-
tional correspondence between the designed circuit and the manu-
factured circuit. The complexity of the inserted OPC should be as
small as possible, consistent with this purpose. We identify three
major avenues of tool development.
￿ The ﬁrst type of new tool that must be developed will inte-
grate “silicon-level” modeling of the fabricated geometry, for
purposes of analysis and veriﬁcation of function. In other
words, silicon-level layout parasitic extraction, layout-vs.-
schematic veriﬁcation, and design-rule correctness veriﬁca-
tion will be added into current design ﬂows. An example
output of such a tool is shown in Figure 4, where the lay-
out designer may be presented with an image showing the
differences (subtractions and additions) of fabricated versus
laid-out geometries.
￿ To compensate for the extra burden that such an added level
of detail imposes, a second avenue of tool development will
seek means of passing functional intent down to OPC inser-
tion. The goal should be for OPC insertionto make only those
proximity corrections that actually reduce the cost of the de-
sign – i.e., in the sense of reducing performance variation and
the amount of guardbanding needed. The concept is similar
to that of “ﬁltering” in parasitic extraction for performance
veriﬁcation (PV)ﬂows. For example, critical dimension (CD)
control of an individual gate or individual wire jog may not be
important if the gate or wire is not in any timing-critical path.
On the other hand, CD control of devices and interconnects
in timing-critical paths is extremely important. Such meth-
ods for passing functional intent will be applicable in anyFigure 4: Output from “silicon-level” process modeling, show-
ing the difference (subtractions, additions) between fabricated
and laid-out geometries.
design ﬂow, including today’s ﬂows where OPC is a layout
post-processing step that is performed in physical veriﬁcation
or in mask processing.
￿ A third avenue for development is related to the question of
how layout should best model the cost of the OPC insertion
process. For example, it is not yet understood how a given
geometric conﬁguration affects the cost of the OPC needed
to reliably yield a given functionality. Further study is also
needed to understand how breaking hierarchy in the layout
(or, in the OPC insertion) can affect data volume and veriﬁ-
cation costs at other stages of the design process.
2.3 Integration of Mask Veriﬁability
With the long write times of complex masks, the cost of discard-
ing a faulty mask (or, repairing the mask) can be substantial. Fur-
thermore, highly contorted shapes on the mask can be difﬁcult to
inspect and verify (the inspection process itself is subject to op-
tical distortions, increased runtime due to mask complexity, etc.).
Hence, it is imperative that we investigate and understand the rela-
tionship between the type of OPCapplied (e.g., serif, notch, subres-
olution scattering bar) and the veriﬁability and repairability of the
mask. An initial goal should be to develop new abstractions of the
limits of mask veriﬁcation. These would guide OPC insertion: no
correction should be made that cannot be manufactured or veriﬁed.
Eventually, tools must abstract mask veriﬁcation up to the layout
design and performance optimization stages: performance-driven
layout design should not create situations where very aggressive,
difﬁcult-to-verify OPC is required to save the functionality of the
circuit.
3 Phase-Shifting Masks
Phase-shifting mask (PSM) technology enables the clear regions of
a mask to transmit light with prescribed phase shift. Figure 5 illus-
trates a layout with two closely spaced featuers: the conventional
“binary” mask with no phase-shifting, but in the phase-shifting
mask the two adjacent clear regions have respective phase shifts
of 0 and 180 degrees. In the phase-shifting mask, light diffracted
into the nominally dark region between the clear regions will in-
terfere destructively; the improved image contrast leads to better
resolution and depth of focus. All PSM variants employ this basic
concept, which was proposed by Levenson et al. [12] in 1982. See
[6] [27] [15] [29] [14] [17] for reviews of PSM technologies.
(a) (b)
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Figure 5: Comparison of diffraction optics of conventional and
phase-shifting masks. E denotes electric ﬁeld and I denotes in-
tensity. With the conventional mask (a) light diffracted by two
adjacent apertures constructively interferes, increasing the light
intensity in the dark area of the wafer between the apertures.
With the (alternating) phase-shifting mask (b), the phase shifter
reverses the sign of the electric ﬁeld, and destructive interference
minimizes light intensity at the wafer in the dark area between
apertures.
Two positive constants b
< B deﬁne a simpliﬁed relationship
between printability and the distance between two clear regions
[24]. The distance between any two features cannot be smaller
than b without violating the minimum spacing design rule. If the
distance between two features is at least b but smaller than B,t h e
features are in phase conﬂict. Phase conﬂict can be resolved by
assigning opposite phases to the conﬂicting features.
The Phase Assignment Problem: Assign phases to all features
of a given layout such that no two conﬂicting features are assigned
t h es a m ep h a s e . 3
Phase conﬂict in PSM layout design can occur in distinct con-
texts. Two classes of photolithographic masks are used to trans-
fer circuit patterns onto silicon: bright ﬁeld masks, and dark ﬁeld
masks. On a bright ﬁeld mask the background (substrate) is trans-
parent and the pattern is deﬁned in chrome. Hence, the image pro-
jected onto silicon by a bright ﬁeld mask deﬁnes circuit patterns
through the formation of dark (unexposed) regions of the pho-
toresist, a photosensitive material with which the silicon wafer is
coated prior to exposure. Photoresists also come in two ﬂavors:
positive and negative. With positive photoresists, the development
process following exposure removes photoresist material from all
(exposed) regions that have been exposed with sufﬁcient energy.
For negative resists, the development process removes photoresist
material from all unexposed areas. Today, positive photoresist is
3The Phase Assignment Problem is often stated in the context of the phase conﬂict
graph, which is constructed by deﬁning a vertex for each feature and introducing an
edge between two vertices exactly when the corresponding features are in phase con-
ﬂict. All phase conﬂicts are resolvable if and only if the vertices of G can be 2-colored
with phase 0 and phase 180, which is possible if and only if G is bipartite (i.e., has no
odd cycles).the primary vehicle for lithographic pattern transfer due to superior
performance and a more advanced stage of development. The ma-
jority of critical circuit layers are imaged onto positive photoresist
using bright ﬁeld masks; this includes polysilicon, metal, and ac-
tive layers. Dark ﬁeld masks and positive photoresists are primarily
used for contact and via layers.
Much of the early work on PSM design was in fact performed
for dark ﬁeld masks. Although this approach called for the use
of negative photoresists, it was widely held that both layout design
and mask manufacturing issues could be more readily solved in this
case. On the other hand, most commercial applications of phase
shifting, which use positive resists, have been based on bright ﬁeld
mask applications [5]. Although such methods have been applied
in volume production, they continue to pose mask manufacturing
problems that are yet unresolved. Thus, a very signiﬁcant recent
advance has been the commercially viable application of double-
exposure phase shifting with a combination of (i) a dark ﬁeld phase
shifting mask with positive photoresist, along with (ii) a bright ﬁeld
binary mask to protect critically-sized features (e.g., poly gates)
and also deﬁne non-critical features [15] [16]. This technique es-
sentially uses phase-shifting only for the critical features in the lay-
out, leaving non-critical features for the traditional binary mask
type. Signiﬁcant manufacturing-related beneﬁts result, including
simplicity and ease of veriﬁcation for the more complex phase-
shifting mask, and simplicity and low cost for the binary mask used
in the second exposure [15] [16]. Figures 6 and 7 show the effects
of double-exposure dark ﬁeld phase-shifting in the manufacture of
an SRAM cell in 180nm process technology.
Figure 6: Double-exposure dark ﬁeld phase shifting mask design
for SRAM cell in 180nm process technology.
Figure 7: Effect of applying double-exposure dark-ﬁeld phase-
shifting mask to manufacture of SRAM cell in 180nm process
technology.
From the perspective of designing phase-shifted layouts, bright
ﬁeldphase-shifting designs pose algorithmic problems that are sub-
stantiallydifferent from those encountered indark-ﬁeldphase shift-
ing layout design. In both cases, the notion of phase conﬂicts calls
for early resolution of such conﬂicts by introducing phase conﬂict
veriﬁcation throughout the physical design ﬂow.
PSM Issues
The beneﬁts of PSM include reduced gate lengths, as well as bet-
ter CD (critical-dimension) control for gate lengths (see Figure 8).
This results in higher-performance, lower-power circuits. Applied
on the full-chip level, both performance and area gains can be real-
ized since minimum feature spacings are reduced with appropriate
phase assignments. On the other hand, the complexity of layout
design and veriﬁcation may increase substantially. In particular,
since consistency of the phase assignment is a global phenomenon
inthe layout (as opposed toa local phenomenon such as a DRCtool
might check), it is important to reconcile freedom in the (full-chip)
layout design with algorithm complexity in the layout veriﬁcation,
or composability of instances inhierarchical design methodologies.
Cost and complexity issues arise with respect to mask manufactur-
ing and veriﬁcation as well. The remainder of this section high-
lights two key issues: (i) approaches to PSM layout design, par-
ticularly in hierarchical and reuse-centric methodologies, and (ii)
PSM veriﬁcation challenges.
Figure 8: SEM micrograph (courtesy of Motorola) of poly gates
fabricated with alternating PSM technology. Gate lengths are 90
nm.
3.1 Challenges for PSM Layout Design and Reuse-Centric
Methodologies
Layout design for phase-assignability poses a variety of challenges.
￿ Early works in the literature center on coloring analysis of the
phase conﬂict graph deﬁned above, e.g., if the conﬂict graph
cannot be two-colored, then compaction or other layout mod-
iﬁcations are applied so that the modiﬁed layout induces a
two-colorable conﬂict graph. With such approaches, a ma-
jor algorithmic challenge is the computation of a minimum-
cost set ofperturbations that leads totwo-colorability. Ideally,
such a computation could applied to full-chip layouts.
￿ Layout perturbations for phase-assignability may explicitly
include changes to circuit performance, either making a de-
vice slower (increasing gate length to save the cost of in-
troducing phase shifters) or changing a given wire width or
spacing (again, saving phase shifters). In this regime, thephase-assignability analysis must be tightly linked with iter-
ative gate-level performance analysis and optimization. The
problem becomes one of ﬁnding the minimum-cost set of per-
turbations that is consistent with the circuit performance and
area requirement – as well as with the physical layout re-
optimization tool (e.g., incremental cell-based or device-level
placement and routing, or a pure compaction capability). We
also note that there are potentially major implications for how
EDA should approach performance-convergent iterations be-
tween layout synthesis and logic synthesis. For example, the
fact that gates can be selectively phase-shifted or not phase-
shifted means that synthesis and mapping may have a richer
tradeoff space between switching speed, area, power dissipa-
tion and drive strength.
￿ Phase-assignability may additionally invoke such techniques
as “splitting” of large features into independently phase-
assignable portions (perhaps via “partial shifters” used for
bright-ﬁeld PSM with positive photoresists [23]), introduc-
tion of spacing todecouple sub-areas of the layout in a divide-
and-conquer strategy, etc.
￿ When PSM is applied to local interconnect layers, reassign-
ment of features to alternate layers (re-routing of intercon-
nects) – beyond the sizing and spacing noted above – be-
comes a viable solution approach to phase conﬂict. This
would imply tight integration of phase-assignability analy-
ses with detailed routing. And in general, all of the fore-
seeable approaches (for poly routing and metal) require a
tight integration of polygon-level layout syntheses withPSM-
assignability analyses.4
Within hierarchical or reuse-based (e.g., cell-based) design
methodologies, recall that the layout context for any given instance
is not known ap r i o r i . With PSM layouts, this is a particularly
difﬁcult issue since a phase assignment solution for one cell in-
stance may be incompatible with that of an abutted cell instance.
An interesting research and development goal consists of meth-
ods to verify the composability of PSM layouts in a hierarchical
methodology, as well as methods for hierarchical combination of
alternative phase-shifting solutions (e.g., for standard-cell place-
ment). With reuse-centric methodologies, it will be necessary to
design layouts that can be phase-assigned to meet performance and
area footprint constraints across multiple technologies and migra-
tions. To this end, appropriate design rules (e.g., no T conﬁgura-
tions, no uneven-length transistor ﬁngers, limit of certain wrong-
way (same-layer jogging) conﬁgurations, etc.) that enhance mi-
gratability would be beneﬁcial. Finally, if multiple resist technolo-
gies should become simultaneous options for fabrication, then ex-
ploiting the near-duality of the respective bright- and dark-ﬁeld de-
sign problems (see Figure 9) could be of interest.5 It is possible
that, despite the obvious differences between the two types of tech-
nology, there are ways in which design and veriﬁcation of alter-
nating PSM may addressed independent of the bright or dark ﬁeld
perspective.
3.2 PSM Veriﬁcation Challenges
As is well known, three basic activities make up today’s deep-
submicron physical veriﬁcation ﬂow:
4The method of [15] is a notable exception, being applicable today in a largely
post-layout regime for critical gate length reduction and CD control.
5As noted above, several potentially viable double-exposure solutions for bright-
ﬁeld alternating PSM have been proposed [34, 4, 15]: (i) phase edges between 0-
and 180-phase regions deﬁne thin features; (ii) a second trim mask exposure is used to
eraseunwanted phaseedges(i.e.,spurious features); and (iii) thekey problem in layout
design becomes one of “routing” the phase edges so that the trim mask is as simple
and as tolerant to registration errors as possible. Figure 9 portrays the interesting near-
duality of the dark ﬁeld and bright ﬁeld regimes.
(a)                                                                               (b)
Figure 9: (a) Bright-ﬁeld alternating PSM (positive resist)
for a layout consisting of four features (eight rectangles).
Crosshatched areas are 0 phase; other areas are 180 phase (fea-
tures are deﬁned by edges between 0- and 180-phase regions).
Dark lines indicate phase edges (spurious features) that must be
exposed away with a trim mask. (b) Dark-ﬁeld alternating PSM
(negative resist). “Routes” between 0- and 180-phase regions
(features) must cover all separations that are less than B, i.e.,
phase conﬂicts. The solution for the feature at the bottom of the
ﬁgure assumes a hypothetical partial-shifter (“vertex splitting”)
approach to resolve the odd cycle in the conﬂict graph without
changing feature placement.
￿ design rule checking (DRC), where the layout is checked to
ensure compliance with a set of manufacturing process rules
such as minimum widths or spacings,
￿ parasitic extraction, where layout parasitics such as line ca-
pacitance and resistance are calculated,6 and
￿ layout-versus-schematic checking (LVS), where the original
netlist is compared to a netlist derived from the layout.
Each of these steps uses the original physical layout as input, and
each of these steps is based on a rules-based process description
that assumes that the physical layout will represent the end silicon.
However, with OPC and phase-shifting modiﬁcations, the original
layout is no longer representative of the ﬁnal silicon pattern; hence,
a physical veriﬁcation tools set that is based solely on original lay-
out information cannot assure silicon results.
As discussed brieﬂy in Section 2.2, the introduction of OPC
creates a data explosion that makes the application of OPC difﬁ-
cult. OPC is not easily veriﬁed using rules to describe the physical
relationships: the rules are too complex and too numerous to be
considered by a veriﬁcation tool without causing huge data vol-
umes and intolerable runtimes. With the introduction of phase-
shifting into the design process, rules-based veriﬁcation becomes
even more difﬁcult, e.g., (i) features are introduced into the mask
that do not print, and (ii) the layout may be split into two masks,
so that a combination of two mask layouts must be veriﬁed against
the original layout. To solve this problem, a method is needed to
verify that the layout source for veriﬁcation tools will adequately
represent the end silicon, either through silicon simulations, altered
process models, or a new veriﬁcation paradigm.
4 Flow Changes and Futures
At the design-manufacturing interface, tools for design synthesis,
analysis and veriﬁcation must work together to enable the tremen-
dous growth in “silicon complexity”, design complexity and sys-
temcomplexity that is impliedby theprevailing industry roadmaps.
6This is followed by performance analyses (PA) such as delay calculation, static
timing, noise and delay uncertainty evaluation, etc.Tools and methodologies will therefore rely on the following pre-
cepts in order to achieve rapid design convergence.
￿ Upstream tools must pass their constraints and assumptions
to downstream tools, and downstream tools must pass fail-
ure diagnoses back to upstream tools. (More generally, tools
must exploit all available knowledge and all available context,
whenever possible.)
￿ Macromodels for analysis and veriﬁcation must be ab-
stracted for use as synthesis objectives. (This enables a
prevention-centric mindset, which is an essential companion
to the “checking-centric” mindset that has dominated deep-
submicron design practice.)
In the context of subwavelength optical lithography, the above
precepts highlight several unnatural aspects of today’s separation
between “ECAD” design syntheses and “TCAD” manufacturabil-
ity veriﬁcations. Withrespect toOPC and PSMtechnologies, many
optimizations for manufacturability are quite naturally handled as
syntheses (where tools traditionally create the layout), rather than
as veriﬁcations (where tools traditionally comment on, but are not
empowered to change, their inputs). Thus, abstraction and under-
standing of manufacturing issues should be shifted up: (i) OPC-
and PSM-related design rules will move up into global and de-
tailed routing; (ii) PSM phase assignability checks and iterations
with compaction will move into detailed routing; (iii) ﬁnal PSM
phase assignment will move up before traditional performance and
physical veriﬁcation; (iv) full-chip OPC insertion, full-chip aerial
intensity mapping, “silicon-level” DRC/LVS/PA, and eventually
function-centric DRC/LVS/PA will be added into the design ﬂow;
etc. At the same time, improved forward annotation of functional
intent will ease the burden on veriﬁcation tools for both layout ge-
ometry and mask geometry. Creating these new uniﬁcations and
ﬂow changes is an important challenge for the EDA industry as
well as for the research and development community.
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